Info
Info
News Article

Imec And Partners` New Process Could Increase Mobility Beyond 10nm MOS Devices

Tensile-strained germanium tin (GeSn) MOSFET devices on silicon have been developed using solid phase epitaxy
KULeuven, imec and AIST have developed a solid phase epitaxy process to integrate germanium tin (GeSn) metal-oxide semiconductor field-effect transistor (MOSFET) devices on silicon.

For the first time, operation of depletion-mode junctionless GeSn pMOSFET on silicon was demonstrated, an important step toward achieving tensile strain in MOSFET devices, and increasing their mobility.

To improve performance in next-generation scaled complementary metal-oxide semiconductor (CMOS) devices, researchers are exploring the integration of novel materials with superior electron mobility.

This includes GeSn, a promising semiconductor candidate as channel material, due to its superior physical properties.

GeSn enables increased switching speed of MOSFET devices and can be used in fast optical communication. While most prototype GeSn channel MOSFETs are fabricated on germanium substrates, silicon integration is preferred for CMOS compatibility.

However, epitaxial growth of GeSn on silicon substrates poses several challenges, including limited solubility of tin in germanium (0.5 percent), its compositional fluctuations, tin segregation, and large lattice mismatch ( over 4 percent). Therefore, it is critical to suppress these effects to obtain high performance devices with GeSn layers.

Researchers from KULeuven, imec and AIST developed a solid phase epitaxy process, achieving ultrathin ( greater than 10nm) single-crystalline GeSn layers on silicon substrates showing tensile strain, attractive for strain engineering of germanium channels.



TEM image of NiGeSn metal S/D MOSFET. TEM is observed along [11-2], the channel direction is [-110] and the surface orientation is (111)

What's more, it reduces the difference between the direct and indirect band transition, resulting in acquisition of a direct band gap group IV material. Lastly, due to its non-equilibrium deposition conditions, the new method enables the development of GeSn with high tin concentrations .

By decreasing the channel thickness with reactive ion etching (RIE) from ~30 to ~10nm, the researchers improved the on/off ratio by more than one order of magnitude.

Also, hole depletion in the ultrathin (~10nm) GeSn layers on silicon resulted in good transfer characteristics with an on/off ratio of 84. In the future, research will focus on optimizing the GeSn MOSFET on silicon devices to further increase the channel mobility.

More details on these results will be presented at the Solid State Devices and Materials (SSDM) conference in Fukuoka, Japan on September 25th, and will be published in Applied Physics Express 2013.


AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
×
Logo
×
Register - Step 1

You may choose to subscribe to the Compound Semiconductor Magazine, the Compound Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification}
Live Event