Info
Info
News Article

Imec Develops Strained Germanium Based FinFETs

The firm's replacement process on 300mm silicon wafers envisages a possible evolution of the FinFET/trigate architecture for 7 and 5nm CMOS technologies


At the IEDM 2013 conference, imec reported the first functional strained germanium quantum-well channel pMOS FinFETs, fabricated with a silicon Fin replacement process on 300mm silicon wafers.

The device shows a possible evolution of the FinFET/trigate architecture for 7nm and 5nm CMOS technologies.

Since the 90nm technology, embedded SiGe source/drain has been a popular stressor method to produce strained Si that enhances pMOS devices. With diminishing device dimensions, the volume to implement stressors in the source and drain has also been severely scaled.

Especially, with thin-body devices like FinFETs, the difficulty is even more pronounced. A possible relief would be to implement highly-strained material directly into the channel itself.

Imec’s solution, growing compressively strained germanium channels on a relaxed SiGe buffer, has already proven to boost the channel mobility, and is also known for its excellent scalability potential.

The use of a Fin replacement process to fabricate the strained germanium channel device makes it especially attractive for co-integration with other devices on a common silicon substrate.

The reported strained germanium p-channel FinFETs on SiGe trench buffer achieved peak transconductance (gmSAT) values of 1.3mS/µm at VDS of 0.5V with good short channel control down to 60nm gate length. The transconductance to subthreshold slope ratio of the devices (gmSAT/SSSAT) is high compared to published relaxed germanium FinFET devices.

Future developments will focus on improving the device performance through p-doping in the SiGe, optimising silicon cap passivation thickness on the germanium, and improving the gate wrap of the channel. 

“Unlike published germanium FinFETs, this work demonstrates a Ge-SiGe heterostructure-based quantum-well device in a FinFET form, which not only provides strain benefits but also- enhancesshort-channel control," says Nadine Collaert, program manager of the Ge/IIIV device R&D. 

“Just recently, we reported the implementation of IIIV material into the device architecture using a fin replacement process," states Aaron Thean, director of the logic R&D program at imec. “This new achievement, implementing germanium into the channel through our fin replacement process, is another key ingredient to our menu of process possibilities for monolithic heterogeneous integration to extend CMOS and SOCs."

Imec’s research into next-generation FinFETs is part of its core CMOS program, in cooperation with key partners including Intel, Samsung, TSMC, Globalfoundries, Micron, SK Hynix, Toshiba/Sandisk, Panasonic, Sony, Qualcomm, Altera, Fujitsu, nVidia and Xilinx.



AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
×
Logo
×
Register - Step 1

You may choose to subscribe to the Compound Semiconductor Magazine, the Compound Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification}
Live Event